

Latency-Information Theory: A Novel Latency Theory Revealed as Time Dual of Information Theory

Erlan H. FERIA

Department of Engineering Science and Physics, College of Staten Island of the City University of New York

ABSTRACT

This paper outlines a space-time duality study started in 2003 and leading to a latency-information theory (LIT) that unifies information theory with a novel latency theory revealed as time-dual. While information theory guides the design of communication systems, latency theory does the same for recognition systems. A unified recognition-communication system is an intelligence system and LIT illuminates its design. LIT naturally arose from the author's desire to systematically address the design of a real-world intelligence system for DARPA's knowledge-aided sensor signal processing expert reasoning (KASSPER) program. This work has led to practical intelligence system solutions that yield outstanding target detections under severely taxing environments, while also exhibiting several orders of magnitude savings in prior-knowledge storage-space, processing-time, and implementation complexity over standard schemes. Moreover, it has led to the discovery of a mathematical-physical duality guiding life system designs.

Index Terms—Duality, Space, Time, Information, Latency, Intelligence, Life, Mathematics, Physics, Radar

1. INTRODUCTION

Latency-information theory (LIT) is a novel system design methodology that unifies information theory with latency theory, its revealed time-dual. While information theory guides the design of communication systems with noisy channels, latency theory does the same for recognition systems with processing-time limited sensors (PTLSs). A recognition and communication integrated system is an intelligence system and LIT illuminates its design. Starting in 2003 LIT was progressively conceptualized by the author [1] to address the undesirable SINR radar performance of DARPA's knowledge-aided sensor signal processing expert reasoning (KASSPER) program [2] when its intelligence system (a clutter covariance processor (CCP)) processed clutter prior-knowledge in the form of SAR imagery, that had been significantly compressed by a highly lossy and radar independent (or blind) source-coder [3]. This unsatisfactory result was traced to the significant mismatch of the intelligence system to the highly lossy SAR imagery input. LIT addressed this problem by replacing the 'lossless'

CCP with a novel 'lossy' processor-coder, the time-dual of a lossy source-coder that is significantly better matched to the lossy SAR imagery. This new kind of lossy intelligence system was found to yield outstanding SINR radar performance under severely taxing environmental disturbances, e.g. antenna array misalignments, channel mismatch, etc. [3], while also exhibiting several orders of magnitude savings in intelligence storage-space, processing-time, and implementation complexity over lossless schemes.

In Section 2 information theory is reviewed. In Section 3 latency theory is presented. In Section 4 LIT is introduced. In Section 5 LIT is applied to knowledge-aided radar. In Section 6 four LIT revelations are highlighted, inclusive of a mathematical-physical duality guiding life system designs.

2. INFORMATION THEORY

In Fig. 1a a communication system is shown consisting of three major parts, plus a twofold channel. These parts are:

1) A source-encoder that extracts the information from a signal-source's intelligence sourced-space (or intel-space, e.g. a 4 Mbytes SAR image), and a source-decoder whose output \mathbf{X}' reconstructs the signal-source discrete random variable output $\mathbf{X} \in \{a_1, \dots, a_U\}$. The source-coder is lossless when $\mathbf{X}' = \mathbf{X}$ and lossy otherwise. The source-entropy \mathbf{H} in bits/X is the expected source-information guiding as 'lower' performance-bound a lossless source-coder design:

$$\mathbf{H} = \sum_{i=1}^U P_S[a_i] I_S(a_i) = \sum_{i=1}^U P_S[a_i] \log_2(1/P_S[a_i]) \quad (1)$$

where $I_S(a_i)$ is the source-information in the outcome a_i in bits and $P_S[a_i]$ is the source-probability of obtaining a_i with the 'passing of time'. Thus a lossless source-encoder has a rate $R_{SE} = R_{SE}^{Lossless}$ satisfying $\mathbf{H} \leq R_{SE}^{Lossless} \leq R_S$ where R_S is the signal-source rate. It is also ideal when $R_{SE}^{Lossless} = \mathbf{H}$. Examples of lossless source-coders are Entropy, Huffman, and Arithmetic coders [4]. Alternatively, a lossy source-coder has a rate $R_{SE} = R_{SE}^{Lossy}$ satisfying $0 \leq R_{SE}^{Lossy} < \mathbf{H}$. Examples of lossy source-coders are wavelet, predictive, transform, and predictive-transform (PT) [4]-[6].

2) A channel-encoder after the source-encoder and a channel-decoder before the source-decoder. The channel-encoder advances overhead-knowledge, e.g. parity bits, for the accurate communication of a source-encoder's output through a noisy 'intel-space channel'. The union of a source coder and channel coder is referred here as a channel and




Fig. 1. a) Communication System. b) Recognition System. c) Recognition-Communication (or Intelligence) System

source integrated (CSI) coder where channel appears before source in this designation to emphasize the unique enabling role of a channel-coder in accurate communications.

The CSI-coder design is guided by information-theory's channel-coding [7], also known as 'the mathematical theory of communication'. Channel-coding guides the design of a lossless CSI-coder via a channel-capacity \mathbf{C} 'upper' performance-bound. This bound is defined here as the maximum achievable CSI coder ratio R_{CSI} . R_{CSI} is the ratio of communicated R_{SE} , $R_{SE}^{com} (= k \text{ bits}/X)$, to space-dislocated channel-encoder rate $R_{CE} (= n \text{ bits}/X)$, i.e.,

$$0 \leq R_{CSI} = R_{SE}^{com} / R_{CE} = k/n \leq 1 \quad (2)$$

where R_{SE}^{com} is smaller than R_{CE} . R_{CSI} is achievable when R_{SE}^{com} is reconstructed by the channel-decoder with an arbitrarily small probability of error. For a memoryless noisy channel with an input \mathfrak{E} and output \mathfrak{F} denoting n -bits random codewords, \mathbf{C} is defined [7] by

$$0 \leq \mathbf{C} = (\mathbf{H}_{\mathfrak{E}} - \mathbf{H}_{\mathfrak{E}/\mathfrak{F}}) / \mathbf{H}_{\mathfrak{E}} = \max \{ (\mathbf{H}_{\mathfrak{E}} - \mathbf{H}_{\mathfrak{E}/\mathfrak{F}}) / \mathbf{H}_{\mathfrak{E}} \} \leq 1 \quad (3)$$

where \mathbf{E} and \mathbf{F} are the \mathfrak{E} and \mathfrak{F} cases with a probability distribution $\{P[e_i]\}$ for \mathbf{E} that maximizes (e.g. a uniform distribution for a binary symmetric channel [7]) the mutual source-information ratio $(\mathbf{H}_{\mathfrak{E}} - \mathbf{H}_{\mathfrak{E}/\mathfrak{F}}) / \mathbf{H}_{\mathfrak{E}}$ where $\mathbf{H}_{\mathfrak{E}/\mathfrak{F}}$ is noted to be a *channel-induced intel-space penalty*. A lossless CSI-coder has an achievable $R_{CSI} = R_{CSI}^{Lossless}$ with $0 \leq R_{CSI}^{Lossless} \leq \mathbf{C}$ and is ideal when $R_{CSI}^{Lossless} = \mathbf{C}$. A lossy CSI-coder has a no achievable $R_{CSI} = R_{CSI}^{Lossy}$ with $\mathbf{C} < R_{CSI}^{Lossy} \leq 1$.

3) A motion-coder whose encoder follows the channel-encoder and decoder precedes the channel decoder. This coder enables the space dislocation of intel-space while suffering a *channel-induced life motion-time (or life-time) penalty* which is unavoidable, even without channel interferences, due to the *speed of light* limit in a vacuum of $c = 2.9979 \times 10^8$ m/sec. A motion-coder is also referred as a channel and mover integrated (CMI) coder due to its




Fig. 2. Full Adder. a) Original Signal-Processor. b) Lossless Processor-Coder. c) Lossy Processor-Coder.

integration of a 'life-time channel' coder, e.g. a mixer or network router addressing a communication channel-induced life-time penalty, and a mover coder, e.g. an antenna system.

3. LATENCY THEORY

In Fig. 1b a recognition system is shown consisting of three major parts, plus a split twofold sensor. These parts are:

1) A processor-coder that extracts the latency from a signal-processor's intelligence processing-time (or intel-time) in binary operator (bor) units, and whose vector output \mathbf{y}' reconstructs the signal-processor's vector output \mathbf{y} . The processor-coder is said to be lossless when $\mathbf{y}' = \mathbf{y}$ and lossy otherwise. Three full adder architectures are shown in Fig. 2. First Fig. 2a presents an original full adder (or signal-processor) where its two-input NAND gates perform binary operations. Its input is the vector $\mathbf{x} = [a, b, c_{in}]^t$ where a , b and c_{in} are added bits with c_{in} the carry-in, while its output is the vector $\mathbf{y} = [c_{out}, s]^t$ where s and c_{out} are sum and carry-out bits, respectively. The intel-time of the full-adder is then expressed as 6 NAND bors for s and 5 NAND bors for c_{out} . More globally, this same full-adder is characterized by a signal-processor rate R_P in bors/y given by the maximum of the intel-times for s and c_{out} , thus $R_P = 6$ bors/y. In Fig. 2b a faster lossless processor-coder is depicted whose intel-time is of 3 bors for s and 2 bors for c_{out} where, for simplicity, it is assumed that the time delay of 4, 3 and 2-input NAND gates is the same. In turn, this processor is characterized by the lossless processor-coder rate $R_{PC}^{Lossless}$ given by the maximum of the intel-times for s and c_{out} , thus $R_{SE}^{Lossless} = 3$ bors/($\mathbf{y}' = \mathbf{y}$). In Fig. 2c an even faster and also much simpler lossy processor-coder is depicted that only implements the carry-out of the lossless processor-coder of Fig. 2b, thus $\mathbf{y}' = [c_{out}, 0]^t \neq \mathbf{y} = [c_{out}, s]^t$ except when $s = 0$. In particular, this lossy processor has a rate $R_{PC}^{Lossy} = 2$ bors/($\mathbf{y}' \neq \mathbf{y}$).

Next the processor-entropy \mathbf{K} in bors/y—the time dual of \mathbf{H} —is the minmax processor-latency guiding as ‘lower’ performance-bound a lossless processor-coder design:

$$\mathbf{K} = \max(L_P(y_1), \dots, L_P(y_z)), \quad L_P(y_i) = f_i(C_P[y_i]) \quad i=1, \dots, z \quad (4)$$

where $L_P(y_i)$ is y_i 's processor-latency in bors with y_i being an element of a signal-processor vector output $\mathbf{y}=[y_1, \dots, y_z]^T$, $C_P[y_i]$ is the processor-constraint of y_i which depends on ‘configuration of space’ limitations, and $f_i(\cdot)$ is a function mapping $C_P[y_i]$ to $L_P(y_i)$. As illustration consider Fig. 2a where implementation (or configuration of space) constraints allow us to redesign this full-adder with NAND gates having any number of inputs. Fig. 2b illustrates such a redesign from which the desired latencies of (4) are found, thus $L_P(s) = 3$ bors, $L_P(c_{out}) = 2$ bors and $\mathbf{K} = 3$ bors/y. Thus a lossless processor-coder has a $R_{PC} = R_{PC}^{Lossless}$ that satisfies the condition $\mathbf{K} \leq R_{PC}^{Lossless} \leq R_P$ and is ideal when $R_{PC}^{Lossless} = \mathbf{K}$. A lossy processor-coder, on the other hand, satisfies the condition $0 \leq R_{PC}^{Lossy} < \mathbf{K}$.

2) A sensor-coder placed prior to a processor-coder. The task of a sensor-coder is to find the prior-knowledge needed to time dislocate (or shift back in time) the onset of the processor-coder's intel-time such that its output can be recognized by a PTLs. This *intel-time* PTLs is the time-dual of a noisy *intel-space* channel. A PTLs condition exists when $\mathbf{K} > R_{PC}^{rec} = W$ bors/y where R_{PC}^{rec} is the part of an ideal processor-coder's \mathbf{K} that is recognized by a sensor whose maximum waiting-time is W in bor units. A simple illustrative example of this condition is when a sequential adder uses the full-adder of Fig. 2a to add two bytes subject to $W=12$ -bors/y. Previously it was found that the full adder has the processor-latencies $L_P(s) = 3$ bors and $L_P(c_{out}) = 2$ bors associated with its two outputs. In turn this implies that the processor-entropy for the sequential 1-Byte adder is of approximately $\mathbf{K} = 2 \times 8 = 16$ bors/y. Thus the PTLs condition $\mathbf{K} = 16$ bors/y $> R_{PC}^{rec} = W = 12$ bors/y is satisfied and prior-knowledge must be used. The ratio of R_{PC}^{rec} to \mathbf{K} is called the sensor-consciousness \mathbf{F} thus

$$0 \leq \mathbf{F} = R_{PC}^{rec} / \mathbf{K} \leq 1, \quad (5)$$

where \mathbf{F} is the time-dual of the channel-capacity \mathbf{C} (3). For our example $\mathbf{F} = 12/16 = 0.75$. Due to the PTLs condition $\mathbf{K} > R_{PC}^{rec}$ a recognition-system must time-dislocate the ideal processor-coder's intel-time to an earlier starting-time t_i by the use of prior-knowledge about the processor-coder's input. For our running example the necessary time-dislocation is of $\mathbf{K} - R_{PC}^{rec} = 16 - 12 = 4$ bors/y. For instance, these four bors of time-dislocation can be accurately achieved if the sensor-coder determines that the two least significant bits of each added byte can be set to zero with a negligible impact on the accuracy of the overall sum (it is assumed that all the byte's bits become simultaneously available). Thus it has been found that an optimum recognition-problem is about finding prior-knowledge to advance the unset of the ideal processor-coder's intel-time for its accurate recognition by a PTLs. The cascade of a sensor-coder and a processor-coder is herein called a sensor

and processor integrated (SPI) coder where sensor appears before processor in this designation to emphasize the unique enabling role of a sensor-coder in accurate recognitions.

The \mathbf{F} definition can also be stated as the time-dual of that for \mathbf{C} (3). \mathbf{F} is then the maximum achievable SPI-coder ratio R_{SPI} where R_{SPI} is given by the ratio of R_{PC}^{rec} to the sensor-coder rate R_{SC} . R_{SC} is equal to R_{PC}^{rec} plus the amount of time-dislocation that the sensor-coder must provide, i.e., $R_{PC} - R_{PC}^{rec}$, for the full recognition of R_{PC} by the PTLs. Thus $R_{SC} = R_{PC}^{rec} + R_{PC} - R_{PC}^{rec} = R_{PC}$ where R_{PC} is equal to T , the intel-time of the processor-coder in bors per y and

$$0 \leq R_{SPI} = R_{PC}^{rec} / R_{SC} = W/T \leq 1. \quad (6)$$

R_{SPI} is achievable when the processor-coder is both lossless and has an output arbitrarily close to the signal-processor's output (MSE can be used as a measure). For a PTLs with an n-dimensional input $\mathbf{y}(t_i + T)$ and output $\mathbf{z}(t_i + W) = \mathbf{y}(t_i + W)$ \mathbf{F} is

$$0 \leq \mathbf{F} = (\mathbf{K}_y - \mathbf{K}_{y/z}) / \mathbf{K}_y = \max\{\mathbf{K}_y - \mathbf{K}_{y/z} / \mathbf{K}_y\} \leq 1 \quad (7)$$

where \mathbf{y} and \mathbf{z} denote the \mathbf{y} and \mathbf{z} cases associated with constraints $\{C[y_i]\}$ for \mathbf{y} that maximizes the mutual processor-latency ratio $(\mathbf{K}_y - \mathbf{K}_{y/z}) / \mathbf{K}_y$ where $\mathbf{K}_{y/z}$ is noted to be a *sensor-induced intel-time penalty*. For instance, for our 1-byte adder example the best $\{C[y_i]\}$ allows NAND gates with an arbitrary number of inputs, leading to $\mathbf{K}_y = 16$ bors, $\mathbf{K}_{y/z} = 4$ bors since $W = 12$ bors, and $\mathbf{F} = 0.75$. Similarly to \mathbf{C} , \mathbf{F} is an ‘upper’ performance-bound that guides the design of lossless SPI-coders. A lossless SPI-coder has an achievable $R_{SPI} = R_{SPI}^{Lossless}$ with $0 \leq R_{SPI}^{Lossless} \leq \mathbf{F}$ and is ideal when $R_{SPI}^{Lossless} = \mathbf{F}$. A lossy SPI-coder has a no achievable $R_{SPI} = R_{SPI}^{Lossy}$ with $\mathbf{F} < R_{SPI}^{Lossy} \leq 1$. The previously described sensor-consciousness viewpoint is named sensor-coding and guides the design of recognition-systems. Sensor-coding is also called ‘the mathematical theory of recognition’ just like channel-coding is for the communication case [7].

3) A retention-coder placed after the sensor-coder. This coder is a storage device that enables the time dislocation of intel-time while suffering a *sensor-induced life retention-space (or life-space) penalty* which is unavoidable, even without sensor interferences, due to the *pace of dark* limit in a black-hole of $\mathcal{K} = 960\pi c^2/hG = 6.1123 \times 10^{63}$ sec/m³, first advanced in [1] as the space-dual of the speed of light, where h is Plank's constant and G is the gravitational constant. A retention-coder is also referred as a sensor and retainer integrated (SRI) coder due to its integration of a ‘life-space sensor’ coder, e.g. a surface mounted leadless chip carrier that addresses a recognition sensor-induced life-space penalty, and a retainer coder, e.g. a silicon semiconductor.

4. LATENCY-INFORMATION THEORY

In Fig. 1c a recognition-communication (or intelligence) system is shown. A source-encoder is placed after the sensor-coder to reduce the stored retention-coder intel-space, while the source-decoder is placed prior to the processor-coder. On the other hand, the channel-encoder is

by averaging 16 rows of a 4 Mbytes (MBs) 1024x256 SAR image of the Mojave Airport in California that is extracted from the retention-coder; 2) $\{g_i(\theta_i): i=1, \dots, N_C\}$ are N_C antenna scalar gains with their values found from

$$g_i(\theta_i) = K^f \left| \frac{\sin\left\{N\pi \frac{d}{\lambda} (\sin(\theta_c^i) - \sin(\theta_i))\right\}}{\sin\left\{\pi \frac{d}{\lambda} (\sin(\theta_c^i) - \sin(\theta_i))\right\}} \right|^2 \quad (12)$$

where θ_c^i is the i^{th} clutter cell bore-sight angle, θ_i is the target bore-sight angle, d is the antenna inter-element spacing, λ is the operating-wavelength, and K^f is the front antenna gain constant. 3) $\{\mathbf{c}_i \mathbf{c}_i^H: i=1, \dots, N_C\}$ are N_C $NM \times NM$ $\mathbf{c}_i \mathbf{c}_i^H$ complex matrices where \mathbf{c}_i is the steering vector of the i^{th} clutter cell which is also a function of θ_{AAM} the antenna array misalignment angle (details in (2.17) of [3]). It is assumed that $N=16$ and $M=16$ thus $\mathbf{c}_i \mathbf{c}_i^H$ is 256×256 for all i .

The CCP processor-entropy \mathbf{K} is next found using three constraints. They are: 1) the $N_C=256$ complex matrices $\{x_i \mathbf{g}_i \mathbf{c}_i \mathbf{c}_i^H = x_i \mathbf{M}_i\}$ are simultaneously evaluated by 256 sub-processors where it is assumed that \mathbf{M}_i is evaluated off-line; 2) the $2 \times 256^2 = 131,072$ basic multiplications of $x_i \mathbf{M}_i$ are sequentially executed by each sub-processor; and 3) the sum of the 256 matrices $\{x_i \mathbf{M}_i\}$ leading to \mathbf{e}_c is implemented with 255 matrix additions. Under these constraints the \mathbf{K} exhibited by the ideal lossless processor-coder is given by $\mathbf{K} = 131,072 b_M + 255 b_A$ bors/ \mathbf{e}_c^l where b_M is the number of bors per sequential multiplication and b_A is the number of bors per matrix addition. When finding the expression for \mathbf{K} it was both assumed that the latency of each complex scalar element of \mathbf{e}_c^l is the same and any time-delays introduced by memory read/write operations are reflected in the b_M and b_A values. Moreover, since the number of matrix additions is significantly less than the number of sequential multiplications and it is also assumed that $b_M \gg b_A$, \mathbf{K} can be approximated by $131,072 b_M$ bors/ \mathbf{e}_c^l .

The SPI1-coder that is used to replace the SPI0-coder of Fig. 4a is shown in Fig. 4b. It consists of the cascade of five subsystems. They are: 1) a sensor-coder advancing 4 MBs SAR imagery; 2) a lossy MMSE PT source-encoder compressing SAR imagery by a factor of 8, $172 = 4MB/512B$; 3) a retention-coder retaining the compressed SAR imagery; 4) a MMSE PT source-decoder followed by the averaging of 16 lossy SAR image rows leading to $\{\hat{x}_i: i=1, \dots, N_C\}$; and 5) a power-centroid lossy processor-coder (PCLPC). In particular, the PCLPC consists of a power-centroid extractor (PCE) in cascade with a predicted clutter covariance (PCC) selector. The PCE evaluates the power P and centroid C of the $\{g_i(\theta_i)\}$ -weighted lossy intelligence $\{\hat{x}_i: i=1, \dots, N_C\}$

$$P = \sum_{i=1}^{N_C} g_i(\theta_i) \hat{x}_i, \quad C = \sum_{i=1}^{N_C} i g_i(\theta_i) \hat{x}_i / P \quad (13)$$

The PCC-selector, on the other hand, quantizes P and C

$$Q[P] = \begin{cases} QP_2, & QP_1 < P \leq QP_2 \\ QP_1, & P_{\min} \leq P \leq QP_1 \end{cases}, \quad \begin{cases} QP_1 = (P_{\min} + P_{\max})/2 \\ QP_2 = P_{\max} \end{cases} \quad (14)$$

$$Q[C] = \begin{cases} QC_3, & (QC_2 + QC_3)/2 < C \leq N_C \\ QC_2, & (QC_1 + QC_2)/2 < C \leq (QC_2 + QC_3)/2 \\ QC_1, & 1 \leq C \leq (QC_1 + QC_2)/2 \end{cases}, \quad \begin{cases} QC_1 = QC_2 - D \\ QC_2 = (N_C + 1)/2 \\ QC_3 = QC_2 + D \end{cases} \quad (15)$$

where QP_i and QC_i are quantization levels for P and C , respectively. The parameters P_{\max} , P_{\min} , and D of (14)-(15) are appropriately found from the SAR image. The quantization levels are then used to select from a memory device one of six PCCs. The PCCs are derived off-line from

$$\text{PCC}_{k,j} = X_{k,j} \sum_{i=1}^{N_C} g_i(\theta_i = \theta_c^{QC_j}) \mathbf{c}_i \mathbf{c}_i^H, \quad X_{k,j} = QP_k / \sum_{i=1}^{N_C} g_i(\theta_i = \theta_c^{QC_j}) \quad (16)$$

From (16) it is noted that $\text{PCC}_{k,j}$ is a function of QP_k and the antenna gains $\{g_i(\theta_i = \theta_c^{QC_j})\}$ where the $j=2$ case gives the *physically* build antenna pattern of Fig. 3. Finally, the on-line PCLPC processing-time is noted to be governed by the PCE (13) since the PCC-selector processing-time is small.

The evaluation of $\hat{\mathbf{e}}_c$ by the PCLPC leads to a R_{PC}^{Lossy} of one b_M bors/ $\hat{\mathbf{e}}_c$ where the availability of appropriate parallel-processing computational resources is assumed. Thus an estimated on-line processing-time improvement of $\mathbf{K}/R_{PC}^{\text{Lossy}} = 131,072$ results from replacing the lossless ideal CCP with the significantly simpler lossy PCLPC.

Next the SINR performance of the SPI1-coder of Fig. 4b is contrasted with that of the same SPI1-coder except that its *lossy* PCLPC is replaced with Fig. 4a's *lossless* CCP (11). The results are shown in Fig. 5 which assume the following radar parameters [3]: 1) *Antenna*, $N=16$, $M=16$, $d/\lambda=1/2$, $\sigma_n^2=1$ (white noise variance), $K^f = 56$ dBs, $K^b = -40$ dBs (back antenna-gain), $f_c = 10^9$ Hz (carrier freq.), $f_r = 10^3$ Hz (pulse repetition freq.), $\theta_{AAM} = 2^\circ$; 2) *Clutter*, $N_C = 256$, $D=18$, $P_{\min} = 41$ dBs, $P_{\max} = 74$ dBs, $41 \text{ dBs} = P_{\min}/\sigma_n^2 < 10 \log_{10} \text{CNR}^f < P_{\max}/\sigma_n^2 = 74 \text{ dBs}$ (front clutter to noise ratio CNR^f), $10 \log_{10} \text{CNR}^b = -40$ dBs (back clutter to noise ratio CNR^b), $\beta=1$ (ratio of distance traveled by radar during pulse repetition interval to $d/2$); 3) *Jammers*, were not used but similar positive results are derived when they are used [3]; 4) *Range walk*, $\rho = 0.999999$; 5) *ICM*, $b = 5.7$ (shape-factor), $\omega = 15$ mph (wind-factor); 6) *Narrowband CM*, $\Delta \epsilon_i = 0$ for all i (amplitude error), $\Delta \gamma_i$ fluctuates with a 5° rms for all i (phase-error); 7) *Finite-bandwidth CM*, $\Delta \epsilon = 0.001$ (amplitude peak deviation), $\Delta \phi = 0.1^\circ$ (phase peak deviation); 8) *Angle-dependent CM*, $B = 10^8$ Hz (bandwidth), $\Delta \theta = 28.6^\circ$ (main beamwidth).

For each range-bin of SAR image SINR versus normalized Doppler is found for several different cases. In Fig. 5a three cases are displayed for range-bin #1. The first case is the optimum SINR of the SPI0 coder of Fig. 4a. The second and third cases use the lossy SAR image of Fig. 4b. An average SINR error (ASE) of 1.04 dBs is derived when using the lossy PCLPC and an ASE = 4.8 dBs when using a lossless CCP. In Fig. 5b the ASE is plotted versus range-bin number for both the lossy PCLPC and lossless CCP with the lossy case outperforming the lossless one by an average ASE of 4.5 dBs. Finally, it is noted, that the SPI2-coder




Fig. 5. Lossy PCLPC and Lossless CCP SINR Performance. a) Range-Bin #1 Only. b) All 64 Range-Bins of SAR Image.

of Fig. 1c must be used when the lossy SAR imagery resides in a remote central command station.

6. LIT REVELATIONS

Four LIT revelations are highlighted:

1) The unsatisfactory CCP SINR results of Fig. 5 can be traced to the mismatch between the original SAR image whose covariance the CCP evaluates and the highly lossy SAR image of Fig. 4b that the CCP uses instead in its evaluation. On the other hand, the PCLPC satisfactory SINR results of Fig. 5 can be traced to the significant *lossy SAR image compensation* resulting from some PCCs being designed *off-line* (16) using two *compensating antenna patterns* (CAPs) that do not match the physical one of Fig. 3 pointing to $QC_2=(N_C+1)/2$. Instead, these two CAPs point in the directions of QC_1 and QC_3 .

2) Symmetries in the six PCCs of Fig. 4b permit the use of only four PCCs by letting $QC_3 \rightarrow QC_1$ after QC_3 is evaluated, or vice-versa. This low number of PCCs also allows their efficient storage for a suitable number of θ_{AM} cases.

3) The lossy PCLPC is the time-dual of a lossy transform intel-space coder $\hat{\mathbf{z}} = T'_k \hat{\mathbf{c}}_k = T'_k Q(\mathbf{c}_k) = T'_k Q(T_k \mathbf{z})$ [5] where: $\mathbf{c}_k = T_k \mathbf{z}$ is the encoder with \mathbf{z} a real $n \times 1$ vector input, T_k a real $k \times n$ matrix with $k \ll n$, and \mathbf{c}_k a $k \times 1$ output vector; $\hat{\mathbf{c}}_k = Q(\mathbf{c}_k)$ quantizes \mathbf{c}_k ; and $\hat{\mathbf{z}} = T'_k \hat{\mathbf{c}}_k$ is the decoder with lossy output $\hat{\mathbf{z}} \neq \mathbf{z}$. Thus the PCLPC's PCE is an intel-time encoder that is the time dual of $\hat{\mathbf{c}}_k = Q(T_k \mathbf{z})$ and the PCLPC's PCC-selector is an intel-time decoder that is the time dual of $\hat{\mathbf{z}} = T'_k \hat{\mathbf{c}}_k$. Also, while $\hat{\mathbf{z}} = T'_k \hat{\mathbf{c}}_k$ is an 'uncertainty' model for a signal-source [5], the PCC-selector is a 'certainty' model for a signal-processor with its output a known PCC.

4) The surfacing of a LIT mathematical (M)-physical (P) duality leading to the unified guidance of intelligence and




Fig. 6. A Genial Reminder of LIT's Unified Guidance of Intelligence and Life System Designs.

life system designs described in Fig. 6 and [8]. First an intel-spacetime M-LIT integrates M-information and M-latency theories to guide SPI-CSI coder designs via two lower H, K and two upper C, F performance-bounds. Intel-time processing methods arise as time dual of intel-space sourcing methods, e.g. a lossy PCLPC from a lossy transform source-coder. Secondly a complementary life-spacetime P-LIT integrates P-information and P-latency theories to guide SRI-CMI coder designs via two lower *retainer-entropy* N , *mover-entropy* A and two upper *sensor-scope* I , *channel-stay* T performance-bounds. While N is the expected retainer-information in physical space units, A is the minmax mover-latency in physical time units, thus their definitions emulate those of H (1), K (4), respectively [1]. In addition, the I, T ratio definitions emulate those for the C (3), F (7) ratios, respectively. Finally, retention (or life-space sourcing) laws surface as space dual of motion (or life-time processing) laws.

REFERENCES

- [1] E.H. Feria, "Latency-Information Theory and Applications: Part III. On the Discovery of the Space Dual for the Laws of Motion in Physics", *Proceedings of SPIE Defense and Security Symposium*, vol. 6982, pp. 698212.1 - 698212.16, Orlando, Florida, March 2008. (author's papers in <http://feria.csi.cuny.edu> including enlarged figs.).
- [2] —, "A Predictive-Transform Compression Architecture and Methodology for KASSPER," *Technical Report*, DARPA Grant FA8750-04-1-0047, May 2006.
- [3] —, "Compression-Designs for Knowledge-Aided AMTI Radar Systems", *Proceedings of SPIE Defense and Security Symposium*, vol. 6250, pp. 625003.1 - 625003.18, Orlando, Florida, April 2006.
- [4] A. Moffat, A. Turpin, *Comp. and Coding Algorithms*, Kluwer, 2002.
- [5] E.H. Feria, "Predictive-Transform Estimation," *IEEE Transaction on Signal Processing*, vol. 39, no. 11, pp. 2481-2499, Nov. 1991.
- [6] —, "Predictive-Transform Source Coding with Subbands", *IEEE System, Man & Cybernetics Conf.*, Oct. 8-11, Taipei, Taiwan, 2006.
- [7] J. D. Gibson, Editor-in Chief, *The Communications Handbook*, IEEE Press 1997.
- [8] E.H. Feria, "On a Nascent Mathematical-Physical Latency-Information Theory", *Proceedings of SPIE Defense, Security, and Sensing 2009*, Orlando, Florida, 13-17 April 2009.




Fig. 1. a) Communication System. b) Recognition System. c) Recognition-Communication (or Intelligence) System




Fig. 2. Full Adder. a) Original Signal-Processor. b) Lossless Processor-Coder. c) Lossy Processor-Coder.




Fig. 3. Airborne Radar System




Fig. 4. a) SPI (or SPI0) Coder Intelligence System. b) SPI1-Coder Intelligence System.




Fig. 5. Lossy PCLPC and Lossless CCP SINR Performance. a) Range-Bin #1 Only. b) All 64 Range-Bins of SAR Image.




Fig. 6. A Genial Reminder of LIT's Unified Guidance of Intelligence and Life System Designs.